CD4012B

2 通道、4 輸入、3V 至 18V 與非門; ? Propagation delay time = 60 ns (typ.) at CL = 50 pF, VDD = 10 V\n? Buffered inputs and outputs\n? Standardized symmetrical output characteristics\n? Maximum input current of 1 μA at 18 V over-full package temperature range; 100 nA at 18 V and 25°C\n? 100% tested for quiescent current at 20 V\n? 5-V, 10-V, and 15-V parametric ratings\n? Noise margin (over full package temperature range: ????1 V at VDD = 5 V ????2 V at VDD = 10 V ????2.5 at VDD = 15 V\n? Meets all requirements of JEDEC Tentative Standard No. 13B, \"Standard Specifications for Description of \"B\" Series CMOS Devices\"\n Quad 2 Input—CD4011B Dual 4 Input—CD4012B Triple 3 Input—CD4023B Data sheet acquired from Harris Semiconductor.;

CD4011B, CD4012B, and CD4023B NAND gates provide the system designer with direct implementation of the NANDfunction and supplement the existing family of CMOS gates. All inputs and outputs are buffered.\n\n The CD4011B, CD4012B, and CD4023B types are supplied in 14-lead hermetic dual-in-line ceramic packages (F3A suffix),14-lead dual-in-line plastic packages (E suffix), 14-lead small-outline packages (M, MT, M96, and NSR suffixes),and 14-lead thin shrink small-outline packages (PWR suffix). The CD4011B and CD4023B types also are supplied in14-lead thin shrink small-outline packages (PW suffix).

CD4012B

CMOS NAND GATES

CD4012B

CMOS NAND GATES

CD4012B

CMOS NAND GATES

CD4012B-MIL

軍用 2 通道 4 輸入 3V 至 18V 與非門; ? Propagation delay time = 60 ns (typ.) at CL = 50 pF, VDD = 10 V\n? Buffered inputs and outputs\n? Standardized symmetrical output characteristics\n? Maximum input current of 1 μA at 18 V over-full package temperature range; 100 nA at 18 V and 25°C\n? 100% tested for quiescent current at 20 V\n? 5-V, 10-V, and 15-V parametric ratings\n? Noise margin (over full package temperature range: ????1 V at VDD = 5 V ????2 V at VDD = 10 V ????2.5 at VDD = 15 V\n? Meets all requirements of JEDEC Tentative Standard No. 13B, \"Standard Specifications for Description of \"B\" Series CMOS Devices\"\n Quad 2 Input—CD4011B Dual 4 Input—CD4012B Triple 3 Input—CD4023B Data sheet acquired from Harris Semiconductor.;

CD4011B, CD4012B, and CD4023B NAND gates provide the system designer with direct implementation of the NANDfunction and supplement the existing family of CMOS gates. All inputs and outputs are buffered.\n\n The CD4011B, CD4012B, and CD4023B types are supplied in 14-lead hermetic dual-in-line ceramic packages (F3A suffix),14-lead dual-in-line plastic packages (E suffix), 14-lead small-outline packages (M, MT, M96, and NSR suffixes),and 14-lead thin shrink small-outline packages (PWR suffix). The CD4011B and CD4023B types also are supplied in14-lead thin shrink small-outline packages (PW suffix).

CD4012BMS

CMOS NAND Gates

Description CD4011BMS,CD4012BMS,andCD4023BMSNANDgatesprovidethesystemdesignerwithdirectimplementationoftheNANDfunctionandsupplementtheexistingfamilyofCMOSgates.Allinputsandoutputsarebuffered. CD4011BMS-Quad2Input CD4012BMS-Dual4Input CD4023BMS-Triple3I

CD4012BMS

CMOS NAND Gates

Features ?High-VoltageTypes(20VRating) ?PropagationDelayTime=60ns(typ.)atCL=50pF, VDD=10V ?BufferedInputsandOutputs ?StandardizedSymmetricalOutputCharacteristics ?MaximumInputCurrentof1?Aat18VOverFullPackageTemperatureRange;100nAat18Vand+25oC ?100Te

CD4012BE

CMOS NAND GATES

CD4012BE

The CD4011B, CD4012B, and CD4023B types are supplied in 14-lead hermetic dual-in-line ceramic packages

CD4012BE

CMOS NAND GATES