首頁(yè)>CD54HC193F3A.A>規(guī)格書詳情

CD54HC193F3A.A中文資料德州儀器數(shù)據(jù)手冊(cè)PDF規(guī)格書

CD54HC193F3A.A
廠商型號(hào)

CD54HC193F3A.A

功能描述

High-Speed CMOS Logic Presettable Synchronous 4-Bit Up/Down Counters

文件大小

759.25 Kbytes

頁(yè)面數(shù)量

27 頁(yè)

生產(chǎn)廠商 Texas Instruments
企業(yè)簡(jiǎn)稱

TI2德州儀器

中文名稱

美國(guó)德州儀器公司官網(wǎng)

原廠標(biāo)識(shí)
數(shù)據(jù)手冊(cè)

下載地址一下載地址二到原廠下載

更新時(shí)間

2025-7-9 9:56:00

人工找貨

CD54HC193F3A.A價(jià)格和庫(kù)存,歡迎聯(lián)系客服免費(fèi)人工找貨

CD54HC193F3A.A規(guī)格書詳情

Features

? Synchronous Counting and Asynchronous

Loading

? Two Outputs for N-Bit Cascading

? Look-Ahead Carry for High-Speed Counting

? Fanout (Over Temperature Range)

- Standard Outputs . . . . . . . . . . . . . . . 10 LSTTL Loads

- Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads

? Wide Operating Temperature Range . . . -55oC to 125oC

? Balanced Propagation Delay and Transition Times

? Significant Power Reduction Compared to LSTTL

Logic ICs

? HC Types

- 2V to 6V Operation

- High Noise Immunity: NIL = 30%, NIH = 30% of VCC

at VCC = 5V

? HCT Types

- 4.5V to 5.5V Operation

- Direct LSTTL Input Logic Compatibility,

VIL= 0.8V (Max), VIH = 2V (Min)

- CMOS Input Compatibility, Il ≤ 1μA at VOL, VOH

Description

The ’HC192, ’HC193 and ’HCT193 are asynchronously

presettable BCD Decade and Binary Up/Down synchronous

counters, respectively.

Presetting the counter to the number on the preset data inputs

(P0-P3) is accomplished by a LOW asynchronous parallel

load input (PL). The counter is incremented on the low-to-high

transition of the Clock-Up input (and a high level on the Clock-

Down input) and decremented on the low to high transition of

the Clock-Down input (and a high level on the Clock-up input).

A high level on the MR input overrides any other input to clear

the counter to its zero state. The Terminal Count up (carry)

goes low half a clock period before the zero count is reached

and returns to a high level at the zero count. The Terminal

Count Down (borrow) in the count down mode likewise goes

low half a clock period before the maximum count (9 in the

192 and 15 in the 193) and returns to high at the maximum

count. Cascading is effected by connecting the carry and

borrow outputs of a less significant counter to the Clock-Up

and Clock-Down inputs, respectively, of the next most

significant counter.

If a decade counter is preset to an illegal state or assumes an

illegal state when power is applied, it will return to the normal

sequence in one count as shown in state diagram.

供應(yīng)商 型號(hào) 品牌 批號(hào) 封裝 庫(kù)存 備注 價(jià)格
HARRIS
25+23+
CDIP
35482
絕對(duì)原裝正品全新進(jìn)口深圳現(xiàn)貨
詢價(jià)
TI
20+
N/A
3600
專業(yè)配單,原裝正品假一罰十,代理渠道價(jià)格優(yōu)
詢價(jià)
HARRIS
1725+
CDIP14
3256
科恒偉業(yè)!只做原裝正品,假一賠十!
詢價(jià)
TI德州儀器
22+
24000
原裝正品現(xiàn)貨,實(shí)單可談,量大價(jià)優(yōu)
詢價(jià)
HAR
23+
原廠正規(guī)渠道
5000
專注配單,只做原裝進(jìn)口現(xiàn)貨
詢價(jià)
TI/德州儀器
24+
CDIP-16
25500
授權(quán)代理直銷,原廠原裝現(xiàn)貨,假一罰十,特價(jià)銷售
詢價(jià)
TI
三年內(nèi)
1983
只做原裝正品
詢價(jià)
TI
24+
SMD
40
“芯達(dá)集團(tuán)”專營(yíng)軍工百分之百原裝進(jìn)口
詢價(jià)
HAR
23+
DIP-16P
50000
全新原裝正品現(xiàn)貨,支持訂貨
詢價(jià)
TI
1651+
CDIP-14
7500
只做原裝進(jìn)口,假一罰十
詢價(jià)