首頁>MK2069-01GILFTR>規(guī)格書詳情

MK2069-01GILFTR集成電路（IC）的時鐘發(fā)生器PLL頻率合成器規(guī)格書PDF中文資料

廠商型號	MK2069-01GILFTR
參數(shù)屬性	MK2069-01GILFTR 封裝/外殼為56-TFSOP（0.240"，6.10mm 寬）；包裝為卷帶（TR）；類別為集成電路（IC）的時鐘發(fā)生器PLL頻率合成器；產(chǎn)品描述：IC VCXO CLK SYNCHRONIZER 56TSSOP
功能描述	VCXO-BASED LINE CARD CLOCK SYNCHRONIZER
絲印標識	MK2069-01GILF
封裝外殼	TSSOP / 56-TFSOP（0.240"，6.10mm 寬）
文件大小	411.23 Kbytes
頁面數(shù)量	22 頁
生產(chǎn)廠商	Renesas Technology Corp
企業(yè)簡稱	RENESAS【瑞薩】
中文名稱	瑞薩科技有限公司官網(wǎng)
原廠標識
數(shù)據(jù)手冊	下載地址一下載地址二到原廠下載
更新時間	2025-6-13 17:00:00
人工找貨	MK2069-01GILFTR價格和庫存，歡迎聯(lián)系客服免費人工找貨

Features

? Input clock frequency of 1 kHz to 170 MHz

? Output clock frequency of 500 kHz to 160 MHz

? Jitter attenuation of input clock provided by VCXO circuit.

Jitter transfer characteristics user configured through

selection of external loop filter components.

? 3:1 Input MUX for input reference clocks

? PLL lock status output

? PLL Clear function allows seamless synchronizing to an

altered input clock phase, virtually eliminating the

generation of wander or extra clock cycles.

? VCXO-based clock generation offers very low jitter and

phase noise generation, even with a low frequency or

jittery input clock.

? 2nd PLL provides translation of VCXO PLL output

(VCLK) to higher or alternate clock frequencies (TCLK).

? Device will free-run in the absence of an input clock

based on the VCXO crystal frequency.

? 56 pin TSSOP package

? Single 3.3 V power supply

? 5 V tolerant inputs on ICLK0 and ICLK1