首頁>SN74LV8T165-Q1_V02>規(guī)格書詳情
SN74LV8T165-Q1_V02中文資料德州儀器數(shù)據(jù)手冊PDF規(guī)格書
相關(guān)芯片規(guī)格書
更多SN74LV8T165-Q1_V02規(guī)格書詳情
1 Features
? Wide operating range of 1.8 V to 5.5 V
? Single-supply voltage translator
(refer to LVxT Enhanced Input Voltage):
– Up translation:
? 1.2 V to 1.8 V
? 1.5 V to 2.5 V
? 1.8 V to 3.3 V
? 3.3 V to 5.0 V
– Down translation:
? 5.0 V, 3.3 V, 2.5 V to 1.8 V
? 5.0 V, 3.3 V to 2.5 V
? 5.0 V to 3.3 V
? 5.5 V tolerant input pins
? Supports standard pinouts
? Up to 150Mbps with 5 V or 3.3 V VCC
? Latching logic with known power-up state
? Latch-up performance exceeds 250 mA
per JESD 17
2 Applications
? Increase the number of inputs on a microcontroller
3 Description
The SN74LV8T165-Q1 device is a parallel- or serialin,
serial-out 8-bit shift register. This device has two
modes of operation: load data, and shift data which
are controlled by the SH/LD input. The output level is
referenced to the supply voltage (VCC) and supports
1.8-V, 2.5-V, 3.3-V, and 5-V CMOS levels.
The input is designed with a lower threshold circuit to
support up translation for lower voltage CMOS inputs
(for example 1.2 V input to 1.8 V output or 1.8 V input
to 3.3 V output). In addition, the 5-V tolerant input pins
enable down translation (for example 3.3 V to 2.5 V
output).