XIO2001

PCI Express? (PCIe?) 轉(zhuǎn) PCI 總線轉(zhuǎn)換橋接器; ? Full ×1 PCI Express? Throughput\n? Fully Compliant With PCI Express to PCI/PCI-X Bridge Specification, Revision 1.0\n? Fully Compliant With PCI Express Base Specification, Revision 2.0\n? Fully Compliant With PCI Local Bus Specification, Revision 2.3\n? PCI Express Advanced Error Reporting Capability Including ECRC Support\n? Support for D1, D2, D3hot, and D3cold \n? Active-State Link Power Management Saves Power When Packet Activity on the PCI Express Link is Idle, Using Both L0s and L1 States\n? Wake Event and Beacon Support\n? Error Forwarding Including PCI Express Data Poisoning and PCI Bus Parity Errors\n? Uses 100-MHz Differential PCI Express Common Reference Clock or 125-MHz Single-Ended, Reference Clock\n? Optional Spread Spectrum Reference Clock is Supported\n? Robust Pipeline Architecture to Minimize Transaction Latency\n? Full PCI Local Bus 66-MHz/32-Bit Throughput\n? Support for Six Subordinate PCI Bus Masters with Internal Configurable, 2-Level Prioritization Scheme\n? Internal PCI Arbiter Supporting Up to 6 External PCI Masters\n? Advanced PCI Express Message Signaled Interrupt Generation for Serial IRQ Interrupts\n? External PCI Bus Arbiter Option\n? PCI Bus LOCK Support\n? JTAG/BS for Production Test\n? PCI-Express CLKREQ Support\n? Clock Run and Power Override Support\n? Six Buffered PCI Clock Outputs (25 MHz, 33 MHz, 50 MHz, or 66 MHz)\n? PCI Bus Interface 3.3-V and 5.0-V (25 MHz or 33 MHz only at 5.0 V) Tolerance Options\n? Integrated AUX Power Switch Drains VAUX Power Only When Main Power Is Off\n? Five 3.3-V, Multifunction, General-Purpose I/O Terminals\n? Memory-Mapped EEPROM Serial-Bus Controller Supporting PCI Express Power Budget/Limit Extensions for Add-In Cards\n? Compact Footprint, Lead-Free 144-Ball, ZAJ nFBGA, Lead-Free 169-Ball ZWS nFBGA, and PowerPad? HTQFP 128-Pin PNP Package;

The XIO2001 is a single-function PCI Express to PCI translation bridge that is fully compliant to the PCI Express to PCI/PCI-X Bridge Specification, Revision 1.0. For downstream traffic, the bridge simultaneously supports up to eight posted and four non-posted transactions. For upstream traffic, up to six posted and four non-posted transactions are simultaneously supported.\n\nThe PCI Express interface is fully compliant to the PCI Express Base Specification, Revision 2.0.\n\nThe PCI Express interface supports a ×1 link operating at full 250 MB/s packet throughput in each direction simultaneously. Also, the bridge supports the advanced error reporting including extended CRC (ECRC) as defined in the PCI Express Base Specification. Supplemental firmware or software is required to fully use both of these features.

XIO2001

PCI Express??to PCI Bus Translation Bridge

XIO2001

PCI Express??to PCI Bus Translation Bridge

XIO2001

Express??to PCI Bus Translation Bridge

XIO2001

XIO2001 PCI Express to PCI Bus Translation Bridge

XIO2001_10

PCI Express??to PCI Bus Translation Bridge

XIO2001_101

PCI Express??to PCI Bus Translation Bridge

XIO2001_16

PCI Express to PCI Bus Translation Bridge

XIO2001_V01

XIO2001 PCI Express to PCI Bus Translation Bridge

XIO2001IPNP

PCI Express??to PCI Bus Translation Bridge